# VIOLET TEAM DESIGN SPECIFICATIONS 

Rose-Hulman Institute of Technology CSSE232:<br>Computer Architecture I

## High Level Design Description

The processor being designed by the group will utilize a stack architecture. This means that all instructions will be done through the pushing and popping of values in and off the stack. No registers will be utilized by users since most of the process will be done with the stack and the memory. Our design will utilize three basic 2-byte instruction formats. First is the P-type. Here, 5-bits will be dedicated to the opcode, 8 -bits will be for the immediate, 1 -bit will be for determining if the value is the upper or lower half of a 16-bit number, and 2-bits will be the dead space, which means they are a "do not care." The Ptype will be used for instructions including push and all branching. Second is the A-type. Here, 5-bits will be dedicated to the opcode and 1-bit is for swapping the order of stack parts used in operations. For instance, subtraction would become $\operatorname{Stack}(\mathrm{sp} 0)=\operatorname{Stack}(\mathrm{sp} 1)-\operatorname{Stack}(\mathrm{sp} 0)$. The other 10 -bits will be deadbits. The A-type will be used for instructions based around bit arithmetic and addresses, including alu operations, pop, peek, loads from memory, and jumps. Third is the S-Type. Here, 5-bits will be dedicated to the opcode, and 3-bits will be for the shift amount, or "SHAMT" for short. The other 8-bits will be dead-bits. The S-type will be used for all bit shifting.

Instruction Formats

| P-Type |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: |
| 5 | 8 | 1 | 2 |  |
| Opcode | Immediate | isUpper | Don't Care |  |
|  |  |  |  |  |
| A-Type | 1 | 10 |  |  |
| 5 | Swap (swaps order of <br> stack used in operation) | Don't Cares |  |  |
| Opcode |  |  |  |  |
|  |  |  |  |  |
| S-Type | 3 | 8 |  |  |
| 5 | Shift Amount | Don't Cares |  |  |

The instructions are made with idea of operations for relPrime, basic math, and combinational logic in mind. Each of the A-type formatted instructions will remove either one or two numbers off the stack. The branches always remove the numbers they used for comparisons, and push is used to put information on the stack. Jumps, pop, and peek require that you have their address on the stack before calling them. This is further explained in the operations section of the instruction set table. There is a key at the bottom of the table to help explain the jargon used in each operation.

Instruction Set

| NAME | FORMAT | OPERATION | OPCODE |
| :---: | :---: | :---: | :---: |
| Add | A | sp0 = Remove(sp0) + Remove(sp1) | 00000 |
|  | Add: The top two values are popped off the stack and added together. The result is then put back on top of the stack. |  |  |
| And | A | sp0 = Remove(sp0) \& Remove(sp1) | 00001 |
|  | And: The top two values are popped off the stack and the AND operation is used on them. The result is then put back on top of the stack. |  |  |
| Beq | P | if (Remove(sp0) == Remove(sp1)) $\mathrm{PC}=\mathrm{PC}+2+\mathrm{SEAddr}$ | 00010 |




Below are the two different addressing types for memory. Since the client wanted 10-bit addresses, we use the byte addresses to access the different values within memory. However, since words need to be 16bits, we translate the byte addressing to word addressing. The processor uses byte addressing for memory, but when it goes to read, it translates the byte address into word address to pull out full 16-bit numbers.

Byte Addressed Memory Allocation for 10-bit Memory Block

|  |  | 8 Bytes |  | 8 Bytes |
| :---: | :---: | :---: | :---: | :---: |
| 0xfffe ( 65,534 ) | Dead Memory | 0x0400 | Lower Data [7:0] | Upper Data [15:8] |
| 0x0402 (1026) | 64,508 B | ... | Lower Data [7:0] |  |
| sp: 0x0400 (1024) | Memory Stack $\downarrow$ | 0x0000 | Lower Data [7:0] | Upper Data [15:8] |
| 0x02E2 (738) | Dynamic Data |  |  |  |
| 0x02E0 (736) | Static Data: |  |  |  |
| 1 | 50 B |  |  |  |
| 0x02B0 (688) |  |  |  |  |
| 0x02AE (686) | Text: |  |  |  |
| $\uparrow$ | 586 B |  |  |  |
| PC: 0x0066 (102) |  |  |  |  |
| 0x0064 (100) | Reserved: |  |  |  |
| $\uparrow$ | 100 B |  |  |  |
| Address: 0x0000 |  |  |  |  |

Word Addressed Memory Allocation for 10-bit Memory Block

16 Bytes


Static Variables

There are four pre-determined static variables for all functions to use. These four variables are described below. The rest of the space in static variables is for other variables.
$0 \mathrm{x} 02 \mathrm{~B} 0=\mathrm{ans}$
This is where return values from functions will be stored.
$0 \mathrm{x} 02 \mathrm{~B} 2=\mathrm{i}$
This is where loop indexes can be stored.
$0 \times 02 \mathrm{~B} 4=\mathrm{n}$
This is where an input for functions will be stored.
$0 x 02 B 6=m$
This is where another input for functions can be stored.

Procedure Calling Conventions

Below are translations for the following high-level code to this processor's assembly and machine code next to its PC addresses. These snippets are meant to give examples of how to use the assembly code for its main purpose, relPrime, and different common coding tasks, such as loops and recursion.

For two numbers to be relatively prime, their greatest common divisor (gcd) must be one (i.e. they must have no common divisors other than one). Euclid's algorithm is used to determine the gcd of two numbers.

| High Level Language | Assembly Code | Machine Code | PC Address |
| :---: | :---: | :---: | :---: |
| ```int relPrime(int n) { int m;``` | RELPRIME: | RELPRIME: |  |
|  | $\begin{aligned} & \text { P Push } 2 \\ & \text { LOOP: } \\ & \text { P Push LOWER(m) } \end{aligned}$ | A010LOOP: | $0 \times 66$ |
|  |  |  |  |
|  |  | A5B0 | $0 \times 68$ |
| $\begin{aligned} & \mathrm{m}=2 \\ & \text { while }(\operatorname{gcd}(\mathrm{n}, \mathrm{~m})!=1)\{ \end{aligned}$ | P Push UPPER(m) | A014 | $0 \times 6 \mathrm{~A}$ |
|  | A Or | 8000 | 0x6C |
| $\mathrm{m}=\mathrm{m}+1$; | A Peek | 8800 | $0 \times 6 \mathrm{E}$ |
| \} | P Push LOWER(b) | A5D0 | 0×70 |
| return m; | P Push UPPER (b) | A014 | 0×72 |
| \} | A Or | 8000 | 0×74 |
|  | A Peek | 8800 | 0×76 |
| int gcd(int a, int b) \{ | P Push LOWER(n) | A5A0 | $0 \times 78$$0 \times 7 A$ |
| if $(\mathrm{a}==0)\{$ | P Push UPPER(n) | A014 |  |
| return b; | A Or | 8000 | $\begin{aligned} & 0 \times 7 A \\ & 0 \times 7 C \end{aligned}$ |
| \} | A Pusha | 9800 | $\begin{aligned} & 0 \times 7 C \\ & 0 \times 7 E \end{aligned}$ |
|  | P Push LOWER(a) | A5C0 | $0 \times 80$ |
| while (b ! = 0) \{ | P Push UPPER(a) | A014 | $0 \times 82$ |
| if $(\mathrm{a}>\mathrm{b})\{$ | A Or | 8000 | 0x84 |
| $\mathrm{a}=\mathrm{a}-\mathrm{b}$ | A Pop | 9000 | $0 \times 86$ |
| \} else \{ | P Push LOWER(GCD) | A5B0 | $0 \times 88$ |
| $\mathrm{b}=\mathrm{b}-\mathrm{a}$; | P Push UPPER(GCD) | A 004 8000 | $0 \times 8 \mathrm{~A}$ |
| \} | A Jal | 8000 | 0x8C |
| \} | P Push LOWER(ans) | A580 | 0x90 |
| $\}^{\text {return a; }}$ | P Push UPPER(ans) | A014 | $\begin{aligned} & 0 \times 92 \\ & 0 \times 94 \end{aligned}$ |
|  | $\begin{array}{ll}\text { A } & \text { Or } \\ \text { A } & \text { Pusha }\end{array}$ | 8000 |  |
|  |  | 9800 | $0 \times 96$ $0 \times 98$ |
|  | $\begin{array}{ll}\text { A } & \text { Pusha } \\ \text { P } & \text { Push } 1\end{array}$ | A008 | 0x98 |



|  | P Push LOWER(a) <br> P Push UPPER(a) <br> A Or <br> P Pop <br> P Push 0 <br> P Bez ELSE3 <br> ELSE2: <br> A Sub <br> P Push LOWER(b) <br> P Push UPPER(b) <br> A Or <br> P Pop <br> ELSE3: <br> P Push LOWER(LOP2) <br> P Push UPPER(LOP2) <br> A Or <br> A J <br> END2: <br> P Push LOWER(a) <br> P Push UPPER(a) <br> A Or <br> A Pusha <br> P Push LOWER(ans) <br> P Push UPPER (ans) <br> A Or <br> P Pop <br> RTN: <br> A J | A5C0 <br> A014 <br> 8000 <br> 9000 <br> A000 <br> 1828 <br> ELSE2: <br> B800 <br> A5D0 <br> A014 <br> 8000 <br> 9000 <br> ELSE3: <br> A6C0 <br> A0 04 <br> 8000 <br> 5800 <br> END2: <br> A5C0 <br> A014 <br> 8000 <br> 9800 <br> A580 <br> A014 <br> 8000 <br> 9000 <br> RTN: <br> 5800 | $0 \times 106$ <br> $0 \times 108$ <br> 0 x 10 A <br> $0 \times 10 \mathrm{C}$ <br> 0 x 10 E <br> $0 \times 110$ <br> $0 \times 112$ <br> $0 \times 114$ <br> $0 \times 116$ <br> $0 \times 118$ <br> $0 \times 11 A$ <br> 0x11C <br> 0 x 11 E <br> $0 \times 120$ <br> $0 \times 122$ <br> $0 \times 124$ <br> $0 \times 126$ <br> $0 \times 128$ <br> 0x12A <br> $0 \times 12 \mathrm{C}$ <br> 0x12E <br> $0 \times 130$ <br> $0 \times 132$ <br> $0 \times 134$ |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { if }(\mathrm{n}==0)\{ \\ & \mathrm{n}++; \\ & \} \text { else }\{ \\ & \mathrm{n}=2 ; \\ & \} \end{aligned}$ |  | A5A0 <br> A014 <br> 8000 <br> 9800 <br> 4868 <br> A5A0 <br> A014 <br> 8000 <br> 9800 <br> 5000 <br> A5A0 <br> A014 <br> 8000 <br> 9000 <br> A464 <br> A0 04 <br> 8000 <br> 5800 <br> ELSE: <br> A010 <br> A5A0 <br> A014 <br> 8000 <br> 9000 <br> END: | $\begin{aligned} & \hline 0 \times 66 \\ & 0 \times 68 \\ & 0 \times 6 \mathrm{~A} \\ & 0 \times 6 \mathrm{C} \\ & 0 \times 6 \mathrm{E} \\ & 0 \times 70 \\ & 0 \times 72 \\ & 0 \times 74 \\ & 0 \times 76 \\ & 0 \times 78 \\ & 0 \times 7 \mathrm{~A} \\ & 0 \times 7 \mathrm{C} \\ & 0 \times 7 \mathrm{E} \\ & 0 \times 80 \\ & 0 \times 82 \\ & 0 \times 84 \\ & 0 \times 86 \\ & 0 \times 88 \\ & 0 \times 8 \mathrm{~A} \end{aligned}$ |
| $\begin{aligned} & \text { while }(\mathrm{n}!=0)\{ \\ & \mathrm{n}=\mathrm{n}-\mathrm{m} \\ & \} \end{aligned}$ | LOOP: P Push LOWER( $n$ ) P Push UPPER( $n$ ) A Or | $\begin{aligned} & \text { LOOP: } \\ & \text { A5A0 } \\ & \text { A014 } \\ & 8000 \end{aligned}$ | $\begin{aligned} & 0 \times 66 \\ & 0 \times 68 \\ & 0 \times 6 A \\ & \hline \end{aligned}$ |


|  |  | $\begin{aligned} & 9800 \\ & 1888 \\ & \text { A5B0 } \\ & \text { A014 } \\ & 8000 \\ & 9800 \\ & \text { A5A0 } \\ & \text { A014 } \\ & 8000 \\ & 9800 \\ & \text { B800 } \\ & \text { A5A0 } \\ & \text { A014 } \\ & 8000 \\ & 9000 \\ & \text { A330 } \\ & \text { A004 } \\ & 8000 \\ & 5800 \end{aligned}$ | $\begin{aligned} & \hline 0 \times 6 \mathrm{C} \\ & 0 \times 6 \mathrm{E} \\ & 0 \times 70 \\ & 0 \times 72 \\ & 0 \times 74 \\ & 0 \times 76 \\ & 0 \times 78 \\ & 0 \times 7 \mathrm{~A} \\ & 0 \times 7 \mathrm{C} \\ & 0 \times 7 \mathrm{E} \\ & 0 \times 80 \\ & 0 \times 82 \\ & 0 \times 84 \\ & 0 \times 86 \\ & 0 \times 88 \\ & 0 \times 8 \mathrm{~A} \\ & 0 \times 8 \mathrm{C} \\ & 0 \times 8 \mathrm{E} \\ & 0 \times 90 \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| ```int count = 0; for (int i = 0; i < n; i++) { count++; }``` | P Push O <br> P Push O <br> P Push LOWER(i) <br> P Push UPPER(i) <br> A Or <br> A Pop <br> LOOP:  <br> P Push LOWER(n) <br> P Push UPPER(n) <br> A Or <br> A Pusha <br> P Push LOWER(i) <br> P Push UPPER(i) <br> A Or  <br> A Pusha <br> P Bge END <br> A Inc <br> P Push LOWER(i) <br> P Push UPPER(i) <br> A Or <br> A Pusha <br> A Inc <br> P Push LOWER(i) <br> P Push UPPER(i)  <br> A Or <br> A Pop P Push LOWER(LOOP) <br> P Push UPPER(LOOP) <br> A Or <br> A J | A000 <br> A000 <br> A590 <br> A014 <br> 8000 <br> 9000 <br> LOOP: <br> A5A0 <br> A014 <br> 8000 <br> 9800 <br> A590 <br> A014 <br> 8000 <br> 9800 <br> 2070 <br> 5000 <br> A5 90 <br> A014 <br> 8000 <br> 9800 <br> 5000 <br> A5 90 <br> A014 <br> 8000 <br> 9000 <br> A390 <br> A00 4 <br> 8000 <br> 5800 | $\begin{aligned} & \hline 0 \times 66 \\ & 0 \times 68 \\ & 0 \times 6 \mathrm{~A} \\ & 0 \times 6 \mathrm{C} \\ & 0 \times 6 \mathrm{E} \\ & 0 \times 70 \\ & 0 \times 72 \\ & 0 \times 74 \\ & 0 \times 76 \\ & 0 \times 78 \\ & 0 \times 7 \mathrm{~A} \\ & 0 \times 7 \mathrm{C} \\ & 0 \times 7 \mathrm{E} \\ & 0 \times 80 \\ & 0 \times 82 \\ & 0 \times 84 \\ & 0 \times 86 \\ & 0 \times 88 \\ & 0 \times 8 \mathrm{~A} \\ & 0 \times 8 \mathrm{C} \end{aligned}$ |


| ```int count_down (int n) { if (n == 0) { return 0; } return (n + count_down(n-1)); }``` | CD: | CD: |  |
| :---: | :---: | :---: | :---: |
|  | P Push LOWER (n) | A5A0 | $0 \times 66$ |
|  | P Push UPPER ( n ) | A014 | 0x68 |
|  | A Or | 8000 | 0x6A |
|  | A Pusha | 9800 | 0x6C |
|  | P Bnz ELSE | 4848 | 0x6E |
|  | P Push 0 | A000 | 0×70 |
|  | P Push LOWER (ans) | A5 80 | $0 \times 72$ |
|  | P Push UPPER (ans) | A014 | 0×74 |
|  | A Or | 8000 | $0 \times 76$ |
|  | A Pop | 9000 | 0×78 |
|  | P Push LOWER (END) | A5C0 | 0×7A |
|  | P Push UPPER (END) | A004 | 0x7C |
|  | A Or | 8000 | 0x7E |
|  | A J | 5800 | 0×80 |
|  | ELSE: | ELSE: |  |
|  | P Push LOWER ( n ) | A5A0 | $0 \times 82$ |
|  | P Push UPPER(n) | A014 | $0 \times 84$ |
|  | A Or | 8000 | $0 \times 86$ |
|  | A Pusha | 9800 | 0x88 |
|  | P Push 1 | A008 | $0 \times 8 \mathrm{~A}$ |
|  | P Push LOWER(n) | A5A0 | 0x8C |
|  | P Push UPPER ( n ) | A014 | 0x8E |
|  | A Or | 8000 | $0 \times 90$ |
|  | A Pusha | 9800 | $0 \times 92$ |
|  | A Sub | B800 | $0 \times 94$ |
|  | P Push LOWER(n) | A5A0 | $0 \times 96$ |
|  | P Push UPPER(n) | A014 | 0x98 |
|  | A Or | 8000 | 0x9A |
|  | A Pop | 9000 | 0x9C |
|  | P Push LOWER(CD) | A330 | 0x9E |
|  | P Push UPPER(CD) | A004 | $0 \times A 0$ |
|  | A Or | 8000 | $0 \times A 2$ |
|  | P Jal | 5800 | $0 \times A 4$ |
|  | P Push LOWER (ans) | A5 80 | $0 \times A 6$ |
|  | P Push UPPER (ans) | A014 | $0 \times A 8$ |
|  | A Or | 8000 | $0 \times A A$ |
|  | A Pusha | 9800 | $0 \times A C$ |
|  | A Add | 0000 | $0 \times A E$ |
|  | P Push LOWER(ans) | A580 | $0 \times B 0$ |
|  | P Push UPPER (ans) | A014 | $0 \times B 2$ |
|  | A Or | 8000 | $0 \times B 4$ |
|  | A Pop | 9000 | $0 \times B 6$ |
|  | END: | END: |  |
|  | A J | 5800 | $0 \times B 8$ |

The register transfer language, or RTL, is broken into 6 stages. Most instructions use 3 or 4, but Push from Address, or Pusha, uses 6 stages in order to grab an address from the stack, grab a value from memory, store that back on the stack, then allowing the control bits to settle. The stages are called Fetch, Decode, Execute, Store, Pusha (for pusha to write memory onto the stack), and None for Pusha.

## RTL Instructions

| Operations | Inst Fetch | Inst Decode | Execute | Store | Pusha | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A-Type (excluding J, Jal, Pop, Peek, and Pusha) | $\begin{aligned} & \text { IR }=\operatorname{Mem}[P C] \\ & P C=P C+2 \end{aligned}$ | $\begin{aligned} & \text { isUp }=\operatorname{IR}[2] \\ & \text { Swap }=\operatorname{IR}[10] \\ & \text { SHAMT }=\operatorname{IR}[10: 8] \\ & \text { Imm }=\operatorname{IR}[10: 3] \\ & \text { UpImm }=\operatorname{Imm} \ll 16 \\ & \text { ALUOut }=\operatorname{PC} \\ & +(S E(\operatorname{Imm}) \ll 1) \end{aligned}$ | ```if (Swap == 0) then \(A=R(s p 0) ; B=\) R(sp1) else \(A=R(s p 1) ; B=\) R (sp0) ALUOut = A op B``` | sp0 = ALUOut |  |  |
| Inc |  |  | $\begin{aligned} & A=R(\operatorname{sp0}) \\ & \text { ALUOut }=A+1 \end{aligned}$ | sp0 = ALUOut |  |  |
| Branch between 2 numbers |  |  | $\begin{aligned} & A=R(\operatorname{sp} 0) \\ & B=R(s p 1) \\ & \text { if (A op B) then } \\ & \text { PC=ALUOut } \\ & \text { else } \\ & \hline \end{aligned}$ |  |  |  |
| Branch compare to 0 |  |  | $\begin{aligned} & \hline A=R(\operatorname{sp} 0) \\ & \text { if (A op 0) then } \\ & \text { PC = ALUOut } \\ & \text { else } \\ & \hline \end{aligned}$ |  |  |  |
| Pop |  |  | $\begin{aligned} & A=R(s p 0) \\ & B=R(s p 1) \\ & \hline \end{aligned}$ | $\operatorname{Mem}[\mathrm{A}]=\mathrm{B}$ |  |  |
| Peek |  |  | $\begin{aligned} & A=R(s p 0) \\ & B=E(s p 1) \end{aligned}$ |  |  |  |
| Push |  |  | ```if(isUp == 1)then sp0 = UpImm else sp0 = Imm``` |  |  |  |
| Pusha |  |  | $\mathrm{A}=\mathrm{R}(\mathrm{sp} 0)$ | MDR = Mem [A] | sp0 = MDR | reset ctrl |
| J |  |  | $\mathrm{PC}=\mathrm{R}(\mathrm{sp} 0)$ |  |  |  |
| Jal |  |  | $\begin{aligned} & \text { ALUOut }=\mathrm{PC}+2 \\ & \mathrm{PC}=\mathrm{R}(\mathrm{sp} 0) \end{aligned}$ | sp0 = ALUOut |  |  |
| LShift |  |  | $\begin{aligned} & A=R(\operatorname{spO}) \\ & \text { ALUOut }=A \ll \text { SHAMT } \end{aligned}$ | sp0 = ALUOut |  |  |
| LShiftSE |  |  | $\begin{aligned} & \text { A }=R(\operatorname{sp0} 0) \\ & \text { ALUOut }=A \sim \ll \text { SHAMT } \end{aligned}$ |  |  |  |
| RShift |  |  | $\begin{aligned} & A=R(\operatorname{sp0} 0) \\ & \text { ALUOut }=A \gg \text { SHAMT } \end{aligned}$ |  |  |  |
| RShiftSE |  |  | $\begin{aligned} & \mathrm{A}=\mathrm{R}(\mathrm{sp} 0) \\ & \text { ALUOut }=\mathrm{A} \sim \gg \text { SHAMT } \end{aligned}$ |  |  |  |
| Input |  |  | Mem[n] = INPUT |  |  |  |
| Key |  |  |  |  |  |  |
| sp\# |  | \# of slots away | from the top of the stack (i.e. | $\mathrm{p} 0=$ top of stack) |  |  |
| R(_) | Removes that information from that stack slot |  |  |  |  |  |
| E(_) | Read the information from that stack slot, but keep it on the stack |  |  |  |  |  |

This table shows a simplified explanation of the inputs, outputs, and control signals and their size from our main components. The Register encompasses all registers like PC, the instruction register (IR), the memory data register (MDR), and the ALU output register (ALUOut). This table is also followed by a short description of the commponents.

|  | Input Signals | Output Signals | Control Signals |
| :--- | :--- | :--- | :--- |
| Memory | $\bullet$ Address (15:0) <br> $\bullet$ Write Data (15:0) | $\bullet$ Memory Data (15:0) | $\bullet$ MemWrite <br> $\bullet$ Clock |
| Register | $\bullet$ Data (15:0) | $\bullet$ Result (15:0) | $\bullet$ Write Enable <br> $\bullet$ Clock |
| Stack Memory | $\bullet$ Plop (15:0) | $\bullet$ sp0 (15:0) <br> $\bullet$ sp1 (15:0) | $\bullet$ StackWrite <br> $\bullet$ StackRemove0 <br> $\bullet$ StackRemove1 |
| ALU | $\bullet$ A (15:0) <br> $\bullet$ B (15:0) | $\bullet$ Result (15:0) <br> $\bullet$ zero? <br> $\bullet$ negative? | $\bullet$ ALUOp(3:0) |

- Memory - PC feeds in new addresses to sets of instructions. Instructions are fed to the stack and other components to carry out the operation, and to Control to make control signals for the other components. Data is an integer to be put into a memory location. Address is the location for where to put/get the Data. Memory Data is the number that was stored in the specified memory location.
MemWrite decides whether to write into a location in memory or not. Memory is always reading from its address unless MemWrite is on.
- Register - Stores data between cycles to use later. Some registers only save for one cycle, and others save for until they are told to override the value.
- Stack Memory - Has one input because that is what the stack uses to write onto it. Sp 0 is what the processor retrieves from the top, and sp1 is the second from the top. StackWrite allows numbers to be written on top of the stack, where StackRemove 0 and 1 remove either the top or second from top respectively.
- $\quad \mathrm{ALU}-\mathrm{A}$ and B are the two numbers to go through the ALU and be applied to one of its operations. Result is the outcome of how A and B are combined within the ALU. ALU Control is what decides which operation the ALU with preform. "zero?" and "negative?" are flags outputs that are used to tell whether the processor should branch or not.

List of the RTL symbols that will be implemented

- PC
- Memory
- Stack Memory
- ALU
- Sign Extend
- Shift Left 16 (SL)


## Clock Cycle Specification List

- PC saves on the rising edge
- Memory saves on the falling edge
- IR saves on the rising edge
- ALU saves on the rising edge
- ALUOut saves on the rising edge
- Stack saves on the falling edge

Control Signal Description

- Write - The control bit that does two things. One, it allows a value to written onto a stack. Two, it allows a value to be written onto memory.
- Read - The control bit that does two things, One, it allows a value to be just read from stack. Two, it allows a value to be read from memory.
- Swap - While a flag in the instruction, it is still important to bring up. If the value of swap is 0 , then value $A$ is $\operatorname{sp} 0$ and value $B$ is $s p 1$. If the value of swap is 1 , then $A$ is $s p 1$ and $B$ is $s p 0$.
- Op - The control bit that determines which operation to execute within the ALU.
- Remove 0 - The control bit the determines whether sp0 is removed from the stack. If value is 0 , then sp0 is kept on the stack. If value is 1 , then sp0 is removed.
- Remove 1 - The control bit the determines whether sp1 is removed from the stack. If value is 0 , then sp 1 is kept on the stack. If value is 1 , then sp 1 is removed.

Integration Plan

- PC: For every time an instruction is ran, the value of the program counter will be taken and added with 2. Once done, it will travel the wire straight back to PC register.
- Memory Block: The component that takes the PC value and outputs the corresponding instruction.
- Instruction Register: The component that divides the instruction value from the memory block and divides it into the corresponding values. In this case, bit 2 is flag isUp, bit 10 is flag swap, bit 10:8 is SHAMT, and bit 10:3 is the immediate value.
- Stack: The component that acts as the storage for all data values. Since every data value exists on it, there is no need for register number inputs. There will be a control value that will tell what instruction to execute and the stack will remove values accordingly. One input that does exist is when a value is placed back onto the stack.
- ALU: The component will take in three values: value A, value B, and the op value. Inside the ALU will be a number of logic gates that will allow for the correct op to execute.


## Integration Plan Tests

- For this there is no official plan for the tests. However, these steps are a maybe.
- To truly test PC, two things can be done. One, just running a normal A-type like add. This will verify if PC+2 works. Two, somewhere within the test, a jump can test if PC will change accordingly.
- To test the memory, two tests can be done. Both push and pop will require the memory in some way. For instance, if a value on memory wants to be pushed onto the stack, the read control will be enabled, and the value will travel to the stack to be "plopped" onto it. For pop, the test will be very similar. However, the write control will be enabled, and the value will be stored onto memory.
- To test the instruction block, any instruction type will be perfect for the test. It would probably be best to test each instruction type, that being the P-type, A-type, and S-type.
- To test the stack, since all other tests must use the stack to store data, it will be tested over the course.
- To test the ALU, any A-type will satisfy the needs. It would probably be best if all instructions that used the ALU were tested.
- THINGS TO NOTE: The crucial thing to remember when writing these tests is the exceptions that have been forgotten. Test benches will be created when these arise.

Changes made to the Assembly language and Machine language specifications

- Assembly
- Made J, Jal, Peek, Pop, Pusha into A-types to account for the way we have to load 16 addresses inside of the stack by combining/ORing 28 -bit numbers
- Pusha now loads the integer value from the address on top of the stack, instead of loading an address from memory
- Peek and Pop now look at the top two spots on the stack as addresses to where to save to and the number to save to, from top to bottom respectively. Peek keeps only the integer on the stack, and Pop removes both, the integer and address
- J and Jal now look at the top of the stack for the address to go to and now take a full address location from the stack rather than being relative to PC
- Pushi is now Push and now instead is used to push 8 bit numbers onto the stack and make top halves of address using the flag mentioned in the Machine Code section.
- Machine
- All types are now 2 bytes which 5 bits are op code
- P-type has an additional 8 bit immediate, a 1 bit flag to tell if to use it as an upper or not, and 2 dead bits
- A-type has removed the 2 bits to indicate if the number is an immediate or an address, so now there are 10 dead bits
- S-type has swapped the position of its SHAMT and immediate, so that it has more focus on the SHAMT rather than the immediate, since the SHAMT is the main use of S-type
- Updated the Operation descriptions to show how flags affect some operations

Timings and Runtimes

- Cycle Time: 42.362 ns
- Number of Cycles with 0x13B0: 1,254,698
- Execution Time: 0.053151516676 seconds


