VIOLET TEAM DESIGN SPECIFICATIONS

Rose-Hulman Institute of Technology CSSE232: Computer Architecture I

Drew Egler, William Gardner, Athena Henderson, Chirag Sirigere

High Level Design Description

The processor being designed by the group will utilize a stack architecture. This means that all instructions will be done through the pushing and popping of values in and off the stack. No registers will be utilized by users since most of the process will be done with the stack and the memory. Our design will utilize three basic 2-byte instruction formats. First is the P-type. Here, 5-bits will be dedicated to the opcode, 8-bits will be for the immediate, 1-bit will be for determining if the value is the upper or lower half of a 16-bit number, and 2-bits will be the dead space, which means they are a "do not care." The P-type will be used for instructions including push and all branching. Second is the A-type. Here, 5-bits will be dedicated to the opcode and 1-bit is for swapping the order of stack parts used in operations. For instance, subtraction would become Stack(sp0) = Stack(sp1) - Stack(sp0). The other 10-bits will be dead-bits. The A-type will be used for instructions based around bit arithmetic and addresses, including alu operations, pop, peek, loads from memory, and jumps. Third is the S-Type. Here, 5-bits will be dedicated to the opcode, and 3-bits will be for the shift amount, or "SHAMT" for short. The other 8-bits will be dead-bits. The S-type will be used for all bit shifting.

P-Type			
5	8	1	2
Opcode	Immediate	isUpper	Don't Care
A-Type			
5	1	10	
Opcode	Swap (swaps order of	Don't Cares	
	stack used in operation)		
S-Type			
5	3	8	
Opcode	Shift Amount	Don't Cares	

Instruction Formats

The instructions are made with idea of operations for relPrime, basic math, and combinational logic in mind. Each of the A-type formatted instructions will remove either one or two numbers off the stack. The branches always remove the numbers they used for comparisons, and push is used to put information on the stack. Jumps, pop, and peek require that you have their address on the stack before calling them. This is further explained in the operations section of the instruction set table. There is a key at the bottom of the table to help explain the jargon used in each operation.

Instruction Set

NAME	FORMAT	OPERATION OPCODE					
Add	А	sp0 = Remove(sp0) + Remove(sp1)	00000				
	Add: The to	p two values are popped off the stack and added together.	The result is				
	then put bac	k on top of the stack.	on top of the stack.				
And	А	sp0 = Remove(sp0) & Remove(sp1)	00001				
	And: The to	And: The top two values are popped off the stack and the AND operation is used on					
	them. The re	he result is then put back on top of the stack.					
Beq	Р	if (Remove(sp0) == Remove(sp1))	00010				
_		PC = PC + 2 + SEAddr					

		are popped off the stack and compared. If the			
Bez	two are equal, then branch to the newPif (Remove(sp0) == 0)	00011			
Bez	- (00011			
	PC = PC + 2 + SEAddr	is named off the stark and someoned. If the			
		e is popped off the stack and compared. If the			
Dee	value is equal to 0, then branch to thePif (Remove(sp0) >= Remove(sp1)				
Bge	- (nove(sp1)) 00100			
	PC = PC + 2 + SEAddr Branch if Greater than or Equal: The top two values are popped off the stack and				
	1				
	new address.	han or equal to the second, then branch to the			
Dat		ove(sp1)) 00101			
Bgt		(sp1)) 00101			
	PC = PC + 2 + SEAddr	values are named off the start on discussion of I			
	-	values are popped off the stack and compared. If			
	P if (Remove(sp0) <= Rem				
Ble	- (10ve(sp1)) 00110			
	PC = PC + 2 + SEAddr	two volume are named off the starts and			
		two values are popped off the stack and			
	address.	n or equal to the second, then branch to the new			
Blt	P if (Remove(sp0) < Remo	ove(sp1)) 00111			
ЫІ	P If (Kentove(spo) < Kentove(spo) < PC = $PC + 2 + SEAddr$	(sp1)) 00111			
	Branch if Less Than: The top two values are popped off the stack and compared. If the first value is less than the second, then branch to the new address.				
Dno					
Bne		(sp1)) 01000			
	PC = PC + 2 + SEAddr Branch if Not Equal: The top two values are popped off the stack and compared. If the				
	Branch if Not Equal: The top two values are popped off the stack and compared. If the two are not equal, then branch to the new address.				
Dng		01001			
Bnz	P if $(\text{Remove}(\text{sp0}) != 0)$ PC = PC + 2 + SEAddr	01001			
		value is nonned off the steels and compared. If			
	Branch if Not equal to Zero: The top value is popped off the stack and compared. If the value is not equal to 0, then branch to the new address.				
Inc	A sp0 = Remove(sp0) + 1	01010			
IIIC					
		popped off the stack and increased by 1. The			
J	result is then put back on top of the state $PC = Remove(ap0)$	01011			
J	$A \qquad PC = Remove(sp0)$				
Io1	Jump: The PC is set to the top value p				
Jal	A PC = Remove(sp0); sp0				
		e old PC, PC is also set to the top value popped			
1.01.16		ext instruction is put on top of the stack.			
LShift	$\frac{S}{V_{1} + S} = \frac{S}{S} = \frac{S}{S$				
	Left Shift: The top value is popped off the stack and is shifted left SHAMT amount				
	with 'b0s. The result is then put back				
LShiftSE	S $sp0 = Remove(sp0) << S$				
	(shifts in 'b1s instead of 'b0s)				
	č	is popped off the stack and is shifted left			
N 7	SHAMT amount with 1s. The result is				
Nor	A $sp0 = \sim (Remove(sp0) H$				
		ff the stack and the NOR operation is used on			
	them. The result is then put back on to	p of the stack.			

Or	А	sp0 = Remove(sp0) Remove(sp1)	10000			
		top two values are popped off the stack and the OR op	eration is used on them.			
	The resul	It is then put back on top of the stack.				
Peek	Α	MEM[sp0] = sp1; Remove(sp0)	10001			
		re word: The second from the top value is popped off				
		nory at the address that is on top of the stack. The Add	lress is removed from			
	the stack	, but the value stays.				
Pop	A	MEM[sp0] = Remove(sp1); Remove(sp0)	10010			
		second from the top value is popped off the stack and				
		dress that is on top of the stack. Both values are remov				
Pusha	Α	sp0 = MEM[sp0]	10011			
		m Address/Load word: A value at the address on top o	of the stack is put on top			
	of the sta					
Push	Р	if (isUpper $== 0$) then	10100			
		sp0 = ZEImm				
		else				
		sp0 = UpImm				
		e immediate passed in is put on top of the stack.				
RShift	S	sp0 = Remove(sp0) >> SHAMT	10101			
		Right Shift: The top value is popped off the stack and is shifted right SHAMT amount				
Dallage		s. The result is then put back on top of the stack.				
RShiftSE	S	sp0 = Remove(sp0) >> SHAMT	10110			
	D: 1 . 01	(shifts in 'b1s instead of 'b0s)	1. 1.0 1.1			
		ift Sign Extend: The top value is popped off the stack				
0.1		amount with 'b1s. The result is then put back on top o				
Sub	A	if $(Swap == 0)$ then	10111			
		sp0 = Remove(sp0) - Remove(sp1)				
		else $an0 = Pamaua(an1)$ $Pamaua(an0)$				
	Subtract	sp0 = Remove(sp1) - Remove(sp0)				
	Subtract: The top two values are popped off the stack and subtracted together. The result is then put back on top of the stack.					
Xor	A		11000			
701		$sp0 = Remove(sp0) \oplus Remove(sp1)$				
		Xor: The top two values are popped off the stack and the XOR operation is used on them. The result is then put back on top of the stack.				
		e result is then put back on top of the stack.				
Key						
sp#		s away from the top of the stack (i.e. $sp0 = top of stack$	()			
Remove		s that information from that stack slot				
PC	Program					
MEM	Memory					
SEAddr	```	ediate [7]}, Immediate, 1'b0}				
ZEImm		nmediate}				
UpImm	· ·	ate, 8'b0}				
SHAMT	Shift Am					
INPUT	Input val	ue externally from processor				

Below are the two different addressing types for memory. Since the client wanted 10-bit addresses, we use the byte addresses to access the different values within memory. However, since words need to be 16-bits, we translate the byte addressing to word addressing. The processor uses byte addressing for memory, but when it goes to read, it translates the byte address into word address to pull out full 16-bit numbers.

Byte Addressed Memory Allocation for 10-bit Memory Block

				8 Bytes	8 Bytes
0xfffe (65,534)	Dead Memory		0x0400	Lower Data [7:0]	Upper Data [15:8]
0x0402 (1026)	64,508 B		•••		
sp: 0x0402 (1020)	,		0x0000	Lower Data [7:0]	Upper Data [15:8]
sp. 0x0400 (1024)	Memory Stack ↓ 288 B				
0x02E2 (738)	Dynamic Data ↑				
0x02E0 (736)	Static Data:				
<u>↑</u>	50 B				
0x02B0 (688)					
0x02AE (686)	Text:				
↑	586 B				
PC: 0x0066 (102)					
0x0064 (100)	Reserved:				
\uparrow	100 B	/			
Address: 0x0000					

Word Addressed Memory Allocation for 10-bit Memory Block

16 Bytes

r			0x0200	Data [15:0]
0x7fff (32,767)	Dead Memory			
0x0201 (513)	32,254 W	<u> </u>		 D ([17.0]
sp: 0x0200 (512)	Memory Stack ↓	_	0x0000	Data [15:0]
	144 W			
0x0171 (369)	Dynamic Data ↑			
0x0170 (368)	Static Data:			
1	25 W			
0x0158 (344)				
0x0157 (343)	Text:			
<u> </u>	293 W			
PC: 0x0033 (51)				
0x0032 (50)	Reserved:			
↑	50 W	/		
Address: 0x0000		/		

Static Variables

There are four pre-determined static variables for all functions to use. These four variables are described below. The rest of the space in static variables is for other variables.

0x02B0 = ans

This is where return values from functions will be stored. 0x02B2 = iThis is where loop indexes can be stored. 0x02B4 = nThis is where an input for functions will be stored. 0x02B6 = m

This is where another input for functions can be stored.

Procedure Calling Conventions

Below are translations for the following high-level code to this processor's assembly and machine code next to its PC addresses. These snippets are meant to give examples of how to use the assembly code for its main purpose, relPrime, and different common coding tasks, such as loops and recursion.

For two numbers to be relatively prime, their greatest common divisor (gcd) must be one (i.e. they must have no common divisors other than one). Euclid's algorithm is used to determine the gcd of two numbers.

High Level Language	Assembly Code	Machine Code	PC Address
int relPrime(int n)	RELPRIME:	RELPRIME:	
{	P Push 2	A010	0x66
int m;	LOOP:	LOOP:	
	P Push LOWER(m)	A5B0	0x68
m = 2;	P Push UPPER(m)	A014	0x6A
while $(gcd(n, m) != 1)$ {	A Or	8000	0x6C
m = m + 1;	A Peek	8800	0x6E
}	P Push LOWER(b)	A5D0	0x70
return m;	P Push UPPER(b)	A014	0x72
}	A Or	8000	0x74
5	A Peek	8800	0x76
int gcd(int a, int b) {	P Push LOWER(n)	A5A0	0x78
if $(a == 0)$ {	P Push UPPER(n)	A014	0x7A
return b;	A Or	8000	0x7C
}	A Pusha	9800	0x7E
3	P Push LOWER(a)	A5C0	0x80
while (b != 0) {	P Push UPPER(a)	A014	0x82
$\inf (a > b) \{$	A Or	8000	0x84
a = a - b;	A Pop	9000	0x86
a = a = b, } else {	P Push LOWER(GCD)	A5B0	0x88
b = b - a;	P Push UPPER(GCD)	A004	0x8A
b = b a,	A Or	8000	0x8C
	A Jal	6000	0x8E
J	P Push LOWER(ans)	A580	0x90
return a;	P Push UPPER(ans)	A014	0x92
	A Or	8000	0x94
ĵ	A Pusha	9800	0x96
	P Push 1	A008	0x98

	1000	
P Beq END	1028	0x9A
A Inc	5000	0x9C
P Push LOWER(LOOP)	A340	0×9E
P Push UPPER(LOOP)	A004	0xA0
A Or	8000	0xA2
A J	5800	0xA4
END:	END:	
P Push LOWER(ans)	A580	0xA6
P Push UPPER(ans)	A014	0xA8
A Or	8000	0xAA
P Pop	9000	0 xAC
P Push LOWER(RTN)	A1A0	0xAE
P Push UPPER(RTN)	A00C	0×B0
A Or	8000	0xB2
A J	5800	0xB4
GCD:	GCD:	0710 1
	A5C0	0xB6
(-)	A014	0xB8
(-)		0xba 0xba
A Or	8000	
A Pusha	9800	0xBC
P Bnz LOOP	4860	0xBE
P Push LOWER(b)	A5D0	0xC0
P Push UPPER(b)	A014	0xC2
A Or	8000	0xC4
A Pusha	9800	0xC6
P Push LOWER(ans)	A580	0xC8
P Push UPPER(ans)	A014	0xCA
A Or	8000	0xCC
P Pop	9000	0xCE
P Push LOWER(RTN)	A1A0	0xD0
P Push UPPER (RTN)	A00C	0xD2
A Or	8000	0xD4
A J	5800	0xD6
LOOP2:	LOOP2:	
P Push LOWER(b)	A5D0	0xD8
P Push UPPER(b)	A014	0xDA
A Or	8000	0xDC
A Pusha	9800	0xDE
P Bez END	1910	0xE0
P Push LOWER(a)	A5C0	0xE2
P Push LOWER(a) P Push UPPER(a)	A014	OxE4
A Or	8000	0xE6
A Pusha	9800	OxE8
P Push LOWER(b)	A5D0	0xEA
P Push UPPER(b)	A014	0xEC
A Or	8000	OxEE
A Pusha	9800	0×F0
P Push LOWER(a)	A5C0	0xF2
P Push UPPER(a)	A014	0xF4
A Or	8000	0xF6
A Pusha	9800	0xF8
P Push LOWER(b)	A5D0	0xfA
P Push UPPER(b)	A014	0xFC
A Or	8000	0×FE
A Pusha	9800	0x100
P Bge ELSE2	2038	0x102
A Sub (swapped)	BC00	0x104
 (Suchboa)		= = =

	P Push LOWER(a)	A5C0	0x106
	P Push UPPER(a)	A014	0x108
	A Or	8000	0x10A
	Р Рор	9000	0x10C
	P Push 0	A000	0x10E
	P Bez ELSE3	1828	0x110
			UXIIO
	ELSE2:	ELSE2:	
	A Sub	B800	0x112
	P Push LOWER(b)	A5D0	0x114
	P Push UPPER(b)	A014	0x116
	A Or	8000	0x118
	Р Рор	9000	0x11A
	ELSE3:	ELSE3:	0112 211
	P Push LOWER(LOP2)	A6C0	0x11C
	P Push UPPER(LOP2)	A004	0x11E
	A Or	8000	0x120
	A J	5800	0x122
	END2:	END2:	
	P Push LOWER(a)	A5C0	0x124
	P Push UPPER(a)	A014	0x126
	A Or	8000	0x128
	A Pusha	9800	0x12A
		A580	0x12C
	()		
	P Push UPPER(ans)	A014	0x12E
	A Or	8000	0x130
	P Pop	9000	0x132
	RTN:	RTN:	
	A J	5800	0x134
if (n == 0) {	P Push LOWER(n)	A5A0	0x66
n++;	P Push UPPER(n)	A014	0x68
} else {	A Or	8000	0x6A
	A Pusha	9800	0x6C
n = 2;			
}	P Bnz ELSE	4868	0x6E
	P Push LOWER(n)	A5A0	0x70
	P Push UPPER(n)	A014	0x72
	A Or	8000	0x74
	A Pusha	9800	0x76
	A Inc	5000	0x78
		0000	UATO
	P Push LOWER(n)	A5A0	0x7A
1		A5A0	
	P Push UPPER(n)	A5A0 A014	0x7A 0x7C
	P Push UPPER(n) A Or	A5A0 A014 8000	0x7A 0x7C 0x7E
	P Push UPPER(n) A Or A Pop	A5A0 A014 8000 9000	0x7A 0x7C 0x7E 0x80
	P Push UPPER(n) A Or A Pop P Push LOWER(END)	A5A0 A014 8000 9000 A464	0x7A 0x7C 0x7E 0x80 0x82
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END)	A5A0 A014 8000 9000 A464 A004	0x7A 0x7C 0x7E 0x80 0x82 0x84
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or	A5A0 A014 8000 9000 A464 A004 8000	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J	A5A0 A014 8000 9000 A464 A004 8000 5800	0x7A 0x7C 0x7E 0x80 0x82 0x84
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE:	A5A0 A014 8000 9000 A464 A004 8000	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J	A5A0 A014 8000 9000 A464 A004 8000 5800	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE:	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE:	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n)	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88
	<pre>P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n) P Push UPPER(n)</pre>	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0 A014	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88 0x88 0x8A 0x8C 0x8E
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n) P Push UPPER(n) A Or	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0 A014 8000	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88 0x88 0x88 0x82 0x88 0x82 0x82
	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n) P Push UPPER(n) A Or A Or A Pop	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0 A014 8000 9000	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88 0x88 0x8A 0x8C 0x8E
	<pre>P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n) P Push UPPER(n) A Or A Or A Pop END:</pre>	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0 A014 8000 9000 END:	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88 0x88 0x88 0x82 0x88 0x82 0x82
while (n != 0) {	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n) P Push UPPER(n) A Or A Or A Pop END: LOOP:	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0 A014 8000 9000 END: LOOP:	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88 0x88 0x8A 0x8C 0x8E 0x90 0x92
while (n != 0) { n = n - m	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n) P Push UPPER(n) A Or A Pop END: LOOP: P Push LOWER(n)	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0 A014 8000 9000 END: LOOP: A5A0	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88 0x88 0x8A 0x8C 0x8E 0x90 0x92
· / ·	P Push UPPER(n) A Or A Pop P Push LOWER(END) P Push UPPER(END) A Or A J ELSE: P Push 2 P Push LOWER(n) P Push UPPER(n) A Or A Or A Pop END: LOOP:	A5A0 A014 8000 9000 A464 A004 8000 5800 ELSE: A010 A5A0 A014 8000 9000 END: LOOP:	0x7A 0x7C 0x7E 0x80 0x82 0x84 0x86 0x88 0x88 0x88 0x8A 0x8C 0x8E 0x90 0x92

	A Pusha	9800	0x6C
	P Bez END	1888	0x6E
	P Push LOWER(m)	A5B0	0x70
	P Push UPPER(m)	A014	0x72
	A Or	8000	0x74
	A Pusha	9800	0x76
	P Push LOWER(n)	A5A0	0x78
	P Push UPPER(n)	A014	0x7A
	A Or	8000	0x7C
	A Pusha	9800	0x7E
	A Sub	B800	0x80
	P Push LOWER(n)	A5A0	0x82
	P Push UPPER(n)	A014	0x84
	A Or	8000	0x86
		9000	0x88
	A Pop		
	P Push LOWER (LOOP)	A330	0x8A
	P Push UPPER (LOOP)	A004	0x8C
	A Or	8000	0x8E
	A J	5800	0x90
int count = 0;	P Push 0	A000	0x66
for (int $i = 0$; $i < n$; $i++$) {	P Push 0	A000	0x68
count++;	P Push LOWER(i)	A590	0x6A
	P Push UPPER(i)	A014	0x6C
}	A Or	8000	0x6E
		9000	0x70
	A Pop LOOP:	LOOP:	0 % / 0
		A5A0	0x72
	(/		-
	P Push UPPER(n)	A014	0x74
	A Or	8000	0x76
	A Pusha	9800	0x78
	P Push LOWER(i)	A590	0x7A
	P Push UPPER(i)	A014	0x7C
	A Or	8000	0x7E
	A Pusha	9800	0x80
	P Bge END	2070	0x82
	A Inc	5000	0×84
	P Push LOWER(i)	A590	0x86
	P Push UPPER(i)	A014	0x88
	A Or	8000	0x8A
	A Pusha	9800	0x8C
	A Inc	5000	0x8E
	P Push LOWER(i)	A590	0x90
	P Push UPPER(i)	A014	0x92
	A Or	8000	0×94
	A Pop	9000	0x96
	P Push LOWER (LOOP)	A390	0x98
	P Push UPPER (LOOP)	A004	0x98 0x9A
	A Or	8000	0x9C
		0000	UA 20
	A J	5800	0×9E

<pre>int count_down (int n) {</pre>	CD:	CD:	
if $(n == 0)$ {	P Push LOWER(n)	A5A0	0x66
return 0;	P Push UPPER(n)	A014	0x68
}	A Or	8000	0x6A
	A Pusha	9800	0x6C
return $(n + 1)$	P Bnz ELSE	4848	0x6E
<pre>count_down(n-1));</pre>	P Push 0	A000	0x70
}	P Push LOWER(ans)	A580	0x70 0x72
	P Push UPPER(ans)	A014	0x72 0x74
	A Or	8000	0x74 0x76
			0x78
	1 L	9000	
	P Push LOWER (END)	A5C0	0x7A
	P Push UPPER (END)	A004	0x7C
	A Or	8000	0x7E
	A J	5800	0x80
	ELSE:	ELSE:	
	P Push LOWER(n)	A5A0	0x82
	P Push UPPER(n)	A014	0x84
	A Or	8000	0x86
	A Pusha	9800	0x88
	P Push 1	A008	0x8A
	P Push LOWER(n)	A5A0	0x8C
	P Push UPPER(n)	A014	0x8E
	A Or	8000	0x90
	A Pusha	9800	0x92
	A Sub	в800	0x94
	P Push LOWER(n)	A5A0	0x96
	P Push UPPER(n)	A014	0x98
	A Or	8000	0x9A
	A Pop	9000	0x9C
	P Push LOWER(CD)	A330	0x9E
	P Push UPPER(CD)	A004	0xA0
	A Or	8000	0xA2
	P Jal	5800	0xA4
	P Push LOWER(ans)	A580	0xA6
	P Push UPPER(ans)	A014	0xA8
	A Or	8000	0xAA
	A Pusha	9800	0xAC
	A Add	0000	OxAE
	P Push LOWER(ans)	A580	0xB0
	P Push UPPER(ans)	A014	0xB2
	A Or	8000	0xB4
	A Pop	9000	0xB6
	END:	END:	
	A J	5800	0xB8

The register transfer language, or RTL, is broken into 6 stages. Most instructions use 3 or 4, but Push from Address, or Pusha, uses 6 stages in order to grab an address from the stack, grab a value from memory, store that back on the stack, then allowing the control bits to settle. The stages are called Fetch, Decode, Execute, Store, Pusha (for pusha to write memory onto the stack), and None for Pusha.

RTL Instructions

Operations	Inst Fetch	Inst Decode	Execute	Store	Pusha	None
А-Туре	<pre>IR = Mem[PC]</pre>	isUp = IR[2]	if(Swap == 0)then	sp0 = ALUOut		
(excluding	PC = PC + 2	Swap = IR[10]	A = R(sp0); B =			
J, Jal, Pop,		SHAMT = $IR[10:8]$	R(spl)			
Peek, and		Imm = IR[10:3]	else			
Pusha)		UpImm = Imm<<16	A = R(sp1); B =			
i usilu)		ALUOUT = PC	R(sp0)			
_		+(SE(Imm)<<1)	ALUOut = A op B			
Inc			A = R(sp0)	sp0 = ALUOut		
D 1			ALUOUT = A + 1			
Branch			A = R(sp0)			
between 2			B = R(sp1)			
numbers			if(A op B)then PC=ALUOut			
			else			
Branch			A = R(sp0)			
			if(A op 0)then			
compare to			PC = ALUOUt			
0			else			
Рор			A = R(sp0)	Mem[A]=B		
rop			B = R(sp1)			
Peek			A = R(sp0)			
TOOR			B = E(spl)			
Push			if(isUp == 1)then			
			sp0 = UpImm			
			else			
			sp0 = Imm			
Pusha			A = R(sp0)	MDR = Mem[A]	sp0 = MDR	reset
T			PC = R(sp0)			ctrl
J			ALUOut = PC + 2	sp0 = ALUOut		
Jal			PC = R(sp0)	Spo - Aloout		
LShift			A = R(sp0)	sp0 = ALUOut		
LSIIII			ALUOUT = A << SHAMT	Spo Milooue		
LShiftSE			A = R(sp0)			
LonnoL			ALUOUT = A $\sim <<$ SHAMT			
RShift			A = R(sp0)	1		
KSIIII			ALUOUT = A >> SHAMT			
RShiftSE			A = R(sp0)	1		
RomitoL			ALUOUT = A ~>> SHAMT			
Input			Mem[n] = INPUT			
	Key	1	1	1	L	I
sp#	Rey	# of slots away	from the top of the stack (i.e. s	sn0 - top of stack)		
R()			formation from that stack slot	• • •		
					-	
E(_)		Read the inform	nation from that stack slot, but	keep it on the stack	<u> </u>	

This table shows a simplified explanation of the inputs, outputs, and control signals and their size from our main components. The Register encompasses all registers like PC, the instruction register (IR), the memory data register (MDR), and the ALU output register (ALUOut). This table is also followed by a short description of the commponents.

	Input Signals	Output Signals	Control Signals
Memory	• Address (15:0)	• Memory Data (15:0)	• MemWrite
	• Write Data (15:0)		• Clock
Register	• Data (15:0)	• Result (15:0)	• Write Enable
			• Clock
Stack Memory	• Plop (15:0)	• sp0 (15:0)	• StackWrite
		• sp1 (15:0)	• StackRemove0
			• StackRemove1
ALU	• A (15:0)	• Result (15:0)	• ALUOp(3:0)
	• B (15:0)	• zero?	
		• negative?	

Memory – PC feeds in new addresses to sets of instructions. Instructions are fed to the stack and other components to carry out the operation, and to Control to make control signals for the other components. Data is an integer to be put into a memory location. Address is the location for where to put/get the Data. Memory Data is the number that was stored in the specified memory location. MemWrite decides whether to write into a location in memory or not. Memory is always reading from its address unless MemWrite is on.

- Register Stores data between cycles to use later. Some registers only save for one cycle, and others save for until they are told to override the value.
- Stack Memory Has one input because that is what the stack uses to write onto it. Sp0 is what the processor retrieves from the top, and sp1 is the second from the top. StackWrite allows numbers to be written on top of the stack, where StackRemove 0 and 1 remove either the top or second from top respectively.
- ALU A and B are the two numbers to go through the ALU and be applied to one of its operations. Result is the outcome of how A and B are combined within the ALU. ALU Control is what decides which operation the ALU with preform. "zero?" and "negative?" are flags outputs that are used to tell whether the processor should branch or not.

List of the RTL symbols that will be implemented

- PC
- Memory
- Stack Memory
- ALU
- Sign Extend
- Shift Left 16 (SL)

Clock Cycle Specification List

- PC saves on the rising edge
- Memory saves on the falling edge
- IR saves on the rising edge
- ALU saves on the rising edge
- ALUOut saves on the rising edge
- Stack saves on the falling edge

Control Signal Description

- Write The control bit that does two things. One, it allows a value to written onto a stack. Two, it allows a value to be written onto memory.
- Read The control bit that does two things, One, it allows a value to be just read from stack. Two, it allows a value to be read from memory.
- Swap While a flag in the instruction, it is still important to bring up. If the value of swap is 0, then value A is sp0 and value B is sp1. If the value of swap is 1, then A is sp1 and B is sp0.
- Op The control bit that determines which operation to execute within the ALU.
- Remove 0 The control bit the determines whether sp0 is removed from the stack. If value is 0, then sp0 is kept on the stack. If value is 1, then sp0 is removed.
- Remove 1 The control bit the determines whether sp1 is removed from the stack. If value is 0, then sp1 is kept on the stack. If value is 1, then sp1 is removed.

Integration Plan

- PC: For every time an instruction is ran, the value of the program counter will be taken and added with 2. Once done, it will travel the wire straight back to PC register.
- Memory Block: The component that takes the PC value and outputs the corresponding instruction.
- Instruction Register: The component that divides the instruction value from the memory block and divides it into the corresponding values. In this case, bit 2 is flag isUp, bit 10 is flag swap, bit 10:8 is SHAMT, and bit 10:3 is the immediate value.
- Stack: The component that acts as the storage for all data values. Since every data value exists on it, there is no need for register number inputs. There will be a control value that will tell what instruction to execute and the stack will remove values accordingly. One input that does exist is when a value is placed back onto the stack.
- ALU: The component will take in three values: value A, value B, and the op value. Inside the ALU will be a number of logic gates that will allow for the correct op to execute.

Integration Plan Tests

- For this there is no official plan for the tests. However, these steps are a maybe.
 - To truly test PC, two things can be done. One, just running a normal A-type like add. This will verify if PC+2 works. Two, somewhere within the test, a jump can test if PC will change accordingly.
 - To test the memory, two tests can be done. Both push and pop will require the memory in some way. For instance, if a value on memory wants to be pushed onto the stack, the read control will be enabled, and the value will travel to the stack to be "plopped" onto it. For pop, the test will be very similar. However, the write control will be enabled, and the value will be stored onto memory.
 - To test the instruction block, any instruction type will be perfect for the test. It would probably be best to test each instruction type, that being the P-type, A-type, and S-type.
 - To test the stack, since all other tests must use the stack to store data, it will be tested over the course.
 - To test the ALU, any A-type will satisfy the needs. It would probably be best if all instructions that used the ALU were tested.
 - THINGS TO NOTE: The crucial thing to remember when writing these tests is the exceptions that have been forgotten. Test benches will be created when these arise.

Changes made to the Assembly language and Machine language specifications

- Assembly
 - Made J, Jal, Peek, Pop, Pusha into A-types to account for the way we have to load 16 addresses inside of the stack by combining/ORing 2 8-bit numbers
 - Pusha now loads the integer value from the address on top of the stack, instead of loading an address from memory
 - Peek and Pop now look at the top two spots on the stack as addresses to where to save to and the number to save to, from top to bottom respectively. Peek keeps only the integer on the stack, and Pop removes both, the integer and address
 - J and Jal now look at the top of the stack for the address to go to and now take a full address location from the stack rather than being relative to PC
 - Pushi is now Push and now instead is used to push 8 bit numbers onto the stack and make top halves of address using the flag mentioned in the Machine Code section.
- Machine
 - All types are now 2 bytes which 5 bits are op code
 - P-type has an additional 8 bit immediate, a 1 bit flag to tell if to use it as an upper or not, and 2 dead bits
 - A-type has removed the 2 bits to indicate if the number is an immediate or an address, so now there are 10 dead bits
 - S-type has swapped the position of its SHAMT and immediate, so that it has more focus on the SHAMT rather than the immediate, since the SHAMT is the main use of S-type
 - Updated the Operation descriptions to show how flags affect some operations

Timings and Runtimes

- Cycle Time: 42.362 ns
- Number of Cycles with 0x13B0: 1,254,698
- Execution Time: 0.053151516676 seconds

